The operation principle and near-linear potentiation mechanism of reconfigurable gated Schottky diodes (GSDs) are analyzed using calibrated device simulation. The reconfigurable GSD has two bottom gates and SiO 2 /Si 3 N 4 /SiO 2 gate insulator stack. According to the polarity of the bottom gate bias, electrons, or holes are induced in the poly-Si active layer and the type of Schottky diodes is reconfigured. In the same manner, the reverse-biased current of GSD is modulated by applying bottom gate bias or storing charge in the Si 3 N 4 charge storage layer. The reverse-biased current of GSD is exponentially proportional to the charge stored in the Si 3 N 4 layer. By representing the amount of stored charge as a logarithmic relation to the number of potentiation pulses, the number of potentiation pulses, and the current of GSD has a power relation. It has been demonstrated that the GSD current exhibits near-linear potentiation characteristics when the exponent of the power relation is close to 1.
I. INTRODUCTION
Neuromorphic computing, inspired by the structure of the biological brain, has emerged as an attractive research area for processing large amounts of data with low power consumption [1] - [5] . As a part of neuromorphic computing technology, hardware-based artificial neural network (HNN) has been actively studied to take advantages of neural networks including parallel computing and low-power. HNN is a neural network composed of neurons and synapses implemented by hardware such as electronic devices and circuits, and HNN performs vector-by-matrix multiplication very simply through analog operations [5] . Recent studies of HNN use mainly two algorithms: spike-timing dependent plasticity (STDP) [6] and backward propagation (BP) [7] . STDP is weight update algorithm that mimics the behavior of real neurons and synapses. Although there are many studies on HNN using STDP [8] - [10] , more research is needed to use HNN using STDP in practice due to the lack of understanding of the biological brain. On the other hand, HNN using BP, one of the mathematically wellunderstood gradient descent algorithms, has been studied with the help of computer or FPGA [3] , [5] , [11] . Studies of HNN using BP for on-chip learning have reported that synaptic device with linear synaptic weight response to potentiation and depression pulses is required to improve inference accuracy [5] , [12] - [14] . There have been some attempts to obtain a linear synaptic weight response from resistive memory by increasing the amplitude of potentiation or depression pulse according to the synaptic weight [12] . However, there is a burden on the circuit to use this scheme because the amplitude of the potentiation or depression pulse has to be changed with current synaptic weights. Thus, our group recently reported a gated Schottky diode (GSD) as a synaptic device with near-linear synaptic weight response in long-term potentiation using identical potentiation pulses [14] . The GSD is suitable for low-power HNN because the reverse-biased Schottky diode operates with a small current. In [14] , the current of the gated Schottky diode (I S ) is used as the synaptic weight and the synaptic weight response to the potentiation pulses is almost linear. Note that two synaptic devices are necessary to represent one synaptic weight (w = I be positive or negative, and the depression of the synaptic weight can be represented by potentiating the synaptic device for negative synaptic weight (I − S ) [15] , [16] . In this paper, the operating principle of the reconfigurable GSD is systematically analyzed using calibrated TCAD simulation. The relationship between the bottom gate bias and the I S is explained by simulated energy band diagrams, electric field, and carrier concentration. In addition, the near-linear current response of the GSD to the number of potentiation pulses is explained from the relationship between the bottom gate bias, I S , the amount of the charge stored in charge storage layer and the number of potentiation pulses.
II. DEVICE STRUCTURE AND SIMULATION PARAMETER
A 2-D device simulation is performed to understand the operation principle of the reconfigurable GSD, using Silvaco Atlas TCAD tool [17] . Fig. 1 shows the schematic diagram of the simulated reconfigurable GSD. S and O represent metal electrodes for Schottky and ohmic-like junctions, respectively, and BG S and BG O represent the bottom gates under S and O, respectively. The gate insulator is a SiO 2 /Si 3 N 4 /SiO 2 charge trap stack for storing synaptic weight through charge storage of the Si 3 N 4 charge trap layer. The size of the simulated device has been determined from a device of the same structure fabricated together in the previous study [14] : the length of the bottom gates (L BGS and L BGO ) are ∼1.5 µm, the thickness of the SiO 2 between gates (D BG ) is ∼30 nm, the thickness of the poly-Si active layer (t poly ) is 15 nm, and the contact lengths (L S and L O ) are 1 µm (see Fig. 1 ). For convenience, the SiO 2 /Si 3 N 4 /SiO 2 (13/6/4 nm) gate insulator stack is replaced by a layer of SiO 2 which has an equivalent oxide thickness (t ONO = 20 nm) in the DC simulation results in Sections III-A and III-B. Universal Schottky tunneling (UST) model is adopted to reflect carrier tunneling in the Schottky barrier, and DYNASONOS model, including direct tunneling and Fowler-Nordheim (FN) tunneling, is used for carrier tunneling modeling through SiO 2 [17] - [19] . The simulation parameters such as work function of the metal electrodes (S and O), mobility, tunneling effective mass of the electron (e − ) and hole (h + ) in poly-Si active layer are calibrated to 4.78 eV, 100 and 50 cm 2 /Vs, 0.12m 0 and 0.06m 0 , respectively [20] - [23] . In addition, poly-Si band gap states are also calibrated as a fitting parameter. The bottom gates (BG S and BG O ) are n + poly-Si, and the SiO 2 /Si interface charge of 2×10 11 cm −2 is set. In Fig. 2 , the simulated transfer curves are well fitted with the measured curves, which indicates that the simulation parameters are well calibrated.
III. RESULT AND DISCUSSION

A. OPERATION MODES OF RECONFIGURABLE GSD
The operation of the reconfigurable GSD is determined by the polarity of the virtual junction formed in the poly-Si active layer by applying a bias to BG S and/or BG O (V BGS and/or V BGO ). When V BGS and V BGO are applied, thermally generated carriers and the carriers injected from the S/polySi and O/poly-Si Schottky diodes are induced in the poly-Si active layer, thus virtual junctions are formed inside the polySi active layer [24] . The reconfigurable GSD has four modes of operation: n-type turn on/off and p-type turn on/off, as shown in Fig. 3 . In Fig. 3 (a) and (b), if the polarities of V BGO and V O are positive, the device operates as an n-type GSD. Note that the V BGO needs to be higher in order to induce more e − s in the poly-Si active layer formed on the BG O . In this case, the Schottky junction between the electrode 'O' and the poly-Si is closer to the ohmic-like junction due to the high concentration e − s induced in the poly-Si active layer formed on the BG O . When the device works as an n-type GSD and V BGS is positive ( Fig. 3(a) ), the device 336 VOLUME 7, 2019 is equivalent to a reverse-biased Schottky junction (S/polySi), poly-Si unipolar junction (virtual n/n + junction), and ohmic-like junction (poly-Si/O) connected in series. Since the e − s injected from the S to the poly-Si active layer can easily flow through the unipolar junction and the ohmiclike junction, the device is turned on as an n-type GSD with reverse-biased S/poly-Si Schottky junction. The current flowing between S and O (I S ) is determined by the reverse current of the S/poly-Si Schottky diode (I R ). Note that I R is small (in the range of several nA/µm to tens of nA/µm) and the reverse-biased GSD is advantageous for use as a synaptic device implementing a low-power neural network. On the other hand, when the device works as an n-type GSD and V BGS is negative (Fig. 3(b) ), h + s are induced in the poly-Si active layer formed on the BG S . Then a virtual p-n diode is formed inside the poly-Si active layer and reversebiased at 1 V of V O . Therefore, the reverse leakage current of the virtual p-n diode is given by I S , and the n-type GSD is turned-off. Here, the reverse current of the virtual p-n diode is ∼0.1 pA/µm which is smaller by several orders of magnitude than I R . The p-type GSD operation can be explained in the same way considering the case where negative V BGO and V O are applied and h + s are induced, as shown in Fig. 3 (c) and (d). Note that the reconfigurable GSD can be reconfigured as n-type or p-type GSD by applying positive or negative V BGO to change the type of ohmic-like junction.
B. REVERSE CURRENT OF RECONFIGURABLE GSD
The carriers move through reverse-biased Schottky diode by two main transport mechanisms: thermionic emission (TE) and thermionic field emission (TFE) [25] - [27] . I TE is independent of the electric field at semiconductor surface (E S ) forming the Schottky junction, because the Schottky barrier height (φ B0 ) that a carrier must overcome to be injected by TE from metal to semiconductor is E S independent. On the other hand, when the E S is large, carriers can tunnel the Schottky barrier by TFE. Assuming that the Schottky barrier has a triangular profile (see Figs 
where A is area, A * is Richardson constant, T is temperature and α is an effective tunneling constant. In (1), I R is exponentially proportional to the effective Schottky barrier height (φ B = φ B0 − α|E S |), which decreases linearly with increasing |E S |. In general, E S is determined by the reverse bias (V R ) applied to the Schottky diode and the doping concentration of the semiconductor [28] . In our reconfigurable GSD, the poly-Si active layer is undoped, and E S is determined by V R and V BGS . Fig. 4 shows the simulated energy band diagrams and carrier concentrations as a parameter of V BGS , when both S and O are grounded. Note that the slope of energy band is equal to the electric field. As |V BGS | increases, the Schottky barrier is sharpened (Fig. 4(a), (b) ) and carrier concentration (e − or h + ) exponentially increases (Fig. 4(c), (d) ). In Fig. 4 (a) and (b), the amount of energy band bending is saturated as the Fermi-level (E F ) approaches VOLUME 7, 2019 337 the conduction band energy level (E C ) or the valence band energy level (E V ), which can be explained in the same way as saturation of surface potential in the strong inversion of a MOSFET. Therefore, the saturated E S (E S,sat ) can be approximated by
for n-and p-type GSDs, respectively, where t poly is the thickness of the poly-Si active layer, and φ B0,n and φ B0,p are φ B0 for e − and h + , respectively. However, when the S/poly-Si Schottky junction is reverse-biased by applying V O , the induced carriers are depleted in the poly-Si active layer butted to the Schottky junction. Therefore, the carrier concentration in the poly-Si active layer is ignorable, the poly-Si active layer can be considered as a dielectric, and the relationship between E S and V BGS is
where C ONO and C poly are the capacitances of the gate insulator stack and the poly-Si active layer, respectively [29] . Therefore, the energy band changes continuously as V BGS changes and E S is linearly proportional to V BGS , as shown in Figs. 5 and 6. From equations (1) and (4),
where
and,
338 VOLUME 7, 2019 Fig . 6 shows the simulated log(I S |)-V BGS curves and the |E S |-V BGS curves calculated from the slope of simulated conduction band in Fig. 5 (a) and (b). As described in (4) and (5), E S is linearly proportional to V BGS and I R exponentially proportional to V BGS when the GSD is reverse-biased, and log(|I S |)-V BGS curve overlaps with the |E S |-V BGS curve. In Fig. 6 , the |E S | loses linearity to V BGS when |V BGS | is large, because the carrier concentration becomes appreciable and dielectric model is no longer suitable. Note that the |E S |-V BGS relationship becomes linear even at larger |V BGS | when a larger |V O | is applied, because the poly-Si active layer is more depleted under the larger |V O | [29] , [30] .
C. NEAR-LINEAR POTENTIATION
As described above, φ B of S/poly-Si and O/poly-Si Schottky junctions can be modulated by applying V BGS and V BGO , respectively. Since the reconfigurable GSD has a SiO 2 /Si 3 N 4 /SiO 2 charge trap stack as the gate insulator, φ B of the Schottky junctions can also be changed through a program (PGM) and an erase (ERS) operation [14] . When a voltage pulse is applied to the BG S and BG O , the carriers are injected from S and O electrodes into the poly-Si active layer, and stored in the Si 3 N 4 charge trap layer by tunneling. Note that the synaptic weight (I S ) can be modified by applying PGM or ERS pulse to BG S , and the device type (type of O/poly-Si ohmic-like junction) can be reconfigured by applying PGM or ERS pulse to BG O . For convenience, PGM is defined as the case where stored charge density (σ t ) of the Si 3 N 4 charge storage layer on BG S or BG O changes in the negative direction relative to the previous state (storing e − or removing h + ), and ERS is defined as the case where σ t changes in the positive direction relative to the previous state (removing e − or storing h + ). Therefore, when the PGM and ERS pulses are applied to the BG S of the p-type and n-type GSDs, respectively, the synaptic weight is potentiated. The potentiation of the p-type GSD (PGM operation) is simulated using the direct tunneling and FN tunneling models, which are considered as a main tunneling mechanism through tunnel SiO 2 for most charge trap memories having a SiO 2 /Si 3 N 4 /SiO 2 stack [31]- [33] . Given that the electric VOLUME 7, 2019 339 field in tunnel SiO 2 (E ox,T ) induced by the potentiation pulse (V P ) of 17 V is 8.5 MV/cm, FN tunneling would be dominant tunneling mechanism [32] . Fig. 7 (a) shows σ t -log(t p ) curves. Considering that the tunneling current depends on the magnitude of V p or E ox,T , the slope of the σ t -log(t p ) curve, f (E ox,T ) is
σ t can be regarded as an effective offset bias applied to BG S (V BGS,eff ) with relation of
where C ox,B is the capacitance of the blocking SiO 2 per unit area. By differentiating (9) by σ t ,
and from (8) and (10), Therefore, the relationship between I R and t p can be obtained by using (7) and (11),
The number of identical potentiation pulses (n p ) with pulse width of t w is proportional to the t p (= t w × n p ), thus,
Note that γ is the product of the slope of the transfer curve and the slope of the V BGS,eff -log(t p ) curve, and I R is linearly proportional to the t p and/or n p when γ is equal to 1. By substituting (6) for β in (12), where t ox,B is the thickness of the blocking SiO 2 . Therefore, the near-linear potentiation characteristic can be obtained by appropriately designing t poly , t ONO and t ox,B so that γ becomes close to 1. Note that even if the other mechanisms, such as trap-assisted tunneling and hot carrier injection, contribute to potentiate the GSD, a near-linear potentiation characteristic can be achieved by engineering the device structure to make γ = 1. Fig. 8 shows the slope of the transfer curves in Fig. 2 and the corresponding required f (E ox,T ) value to make γ equal to 1. The f (E ox,T ) should be almost the same in Fig. 7 (b) and Fig. 8 (b) to make γ close to 1, therefore, the t w and V BGS for read operation (V BGS,read ) to obtain near-linear potentiation characteristics is determined. For example, when the magnitude of V p is 17 V and t w is 10 µs, the γ is close to 1 in the range of V BGS from −2 V to −3 V. Fig. 9 shows the potentiation characteristics of the p-type GSD as a parameter of V BGS,read . When V BGS,read decreases from −2 to −3.2 V, qβ/kT decreases but f (E ox,T ) does not change (see Fig. 2 and Fig. 8(a) ), therefore, γ decrease s and the curvature of the potentiation curve changes from convex (γ > 1) to concave (γ < 1). A near-linear potentiation characteristic is obtained in the simulation at −2.4 V of V BGS,read . Since the sum of V BGS,read and V BGS,eff determines I S of the GSD as the V BGS , and V BGS,eff is changed according to σ t (see equation (9)), γ should be close to 1 within the corresponding V BGS region which is changed due to the change in σ t .
IV. CONCLUSION
The operation principle of the proposed GSD in terms of the relationship between effective Schottky barrier height and bottom gate (BG S ) bias has been investigated. The simulation was performed based on the parameters calibrated with the data measured from the fabricated devices. The electric field at poly-Si surface of the reverse-biased Schottky diode is linearly proportional to the V BGS , and the reverse current of the Schottky diode is exponentially proportional to the electric field at the poly-Si surface of the reverse-biased Schottky junction. By expressing the charge density stored in the charge trap layer in logarithmic relation with respect to the number of the potentiation pulses, the relationship between the reverse biased Schottky diode current and the number of the potentiation pulses is summarized in a power relationship with an exponent, γ . From the derived equation, it can be seen that γ is the product of the slope of the transfer curve (qβ/kT) and the slope of the V BGS,eff -log(t p ) curve, and a near-linear potentiation characteristic can be obtained when the γ is close 1. The same results as those derived from the equations are obtained through simulation.
